

#### **OVERVIEW**

The 8707E/F are dual-PLL clock generator ICs, using a 27MHz master clock, that generate independent audio clock, video clock, and signal processor clock outputs needed in DVD player/recorder applications. Each PLL loop filter and crystal oscillator circuit are built-in and require no external components, resulting in high-precision clocks. The lineup includes devices that support both 44.1/48kHz audio sampling frequencies (fs), switchable using a control pin. The sampling frequency can be switched during operation without generating any output spike noise.

### **FEATURES**

- Supply voltage: 3.0 to 3.6V
- Low current consumption: 35mA typ. (V<sub>DD</sub>=3.3V, all outputs with no load)
- 27MHz master clock (internal PLL reference clock)
- Generated clocks

- PLL loop filter built-in
- Crystal oscillator circuit built-in
- Sampling frequency fs: 44.1/48kHz
- 16-pin VSOP package (Pb free)

	SM8707E	SM8707F
Video system output	27.0000MHz	27.0000MHz
Audio system output	512fs	768fs
Signal processor	33.8688MHz	16.9344MHz
system output	33.8086WITZ	33.8688MHz

■ Low jitter output (1-sigma output load capacitance typical values)

	SM8707E	SM8707F
Video system output	20ps	20ps
Audio and Signal		
processor	55ps	40ps
system output		

## **APPLICATIONS**


- DVD players/recorders
- DVD car navigation system

#### ORDERING INFOMATION

Device	Package
SM8707EV	16nin VSOD
SM8707FV	16pin VSOP


## PACKAGE DIMENSIONS

(Unit: mm) Weight: 0.07g



# **PINOUT**


(Top view)



# **PIN DESCRIPTION**

No.	Name	I/O	Description
1	VDD1	-	Supply for digital block
2	VSS1	-	Ground for digital block
3	MO1	О	Video system output
4	MO2(E ver.)	О	Video system output
4	NC(F ver.)	-	Non connection output (leave pin open circuit)
5	VDD2	-	Supply for analog block
6	VSS2	-	Ground for analog block
7	XTI	I	Crystal oscillator connection or external clock input
8	XTO	О	Crystal oscillator connection
9	AO1	О	Audio system output
10	AO2	О	Audio system output
11	VSS3	-	Ground for digital block
12	VDD3	-	Supply for digital block
13	SO1	О	Signal processor system output
14	FSEL	I	Sampling frequency select
15	SO2	О	Signal processor system output
16	NC	-	Non connection (leave pin open circuit or connect to VDD)

# **BLOCK DIAGRAM**



Note: Unless otherwise noted, VDD applies to VDD1, VDD2, and VDD3. Similarly, VSS applies to VSS1, VSS2, and VSS3.

## **SPECIFICATIONS**

# **Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Supply voltage range	$V_{\mathrm{DD1}},V_{\mathrm{DD2}},V_{\mathrm{DD3}}$	-0.3 to +6.5	V
Supply voltage deviation	$V_{DD1}\text{-}V_{DD2}, V_{DD1}\text{-}V_{DD3},$ $V_{DD2}\text{-}V_{DD3}$	± 0.1	V
Input voltage range	$ m V_{IN}$	-0.3 to V <sub>DD</sub> +0.3	V
Output voltage range	$V_{ m OUT}$	-0.3 to $V_{DD}$ +0.3	V
Power dissipation	$P_{D}$	165	mW
Storage temperature range	$T_{STG}$	-55 to +125	°C

# **Recommended Operating Conditions**

 $V_{SS}=V_{SS1}=V_{SS2}=V_{SS3}=0V$  unless otherwise noted.

#### SM8707E

Parameter	Symbol	Condition		Unit		
r ai ainetei	Symbol Condition		MIN	TYP	MAX	Omt
Supply voltage ranges	$V_{\mathrm{DD1}}, V_{\mathrm{DD2}}, V_{\mathrm{DD3}}$	(Note 1,2,3)	+3.0	-	+3.6	V
Output load capacitance 1	C <sub>L1</sub>	MO1 output	-	-	40	pF
Output load capacitance 2	$C_{L2}$	MO2 output	-	-	25	pF
Output load capacitance 3	$C_{L3}$	SO1,SO2,AO1,AO2 outputs	-	-	15	pF
Master clock frequency	$f_{XTAL}$	When using crystal oscillator	-	27.0000	-	MHz
Operating temperature range	$T_{OPR}$		-10	-	+75	$^{\circ}$

## SM8707F

Parameter	Symbol Condition			- Unit		
r ar ameter	Symbol	ol Condition		TYP	MAX	Omt
Supply voltage ranges	$V_{\mathrm{DD1}}, V_{\mathrm{DD2}}, V_{\mathrm{DD3}}$	(Note 1,2,3)	+3.0	-	+3.6	V
Output load capacitance 1	$C_{L1}$	MO1,SO1,SO2 outputs	-	-	25	pF
Output load capacitance 2	$C_{L2}$	AO1,AO2 outputs	-	-	15	pF
Master clock frequency	$f_{XTAL}$	When using crystal oscillator	-	27.0000	-	MHz
Operating temperature range	$T_{OPR}$		-40	-	+85	$^{\circ}$

Note 1. The supply voltage is defined relative to  $V_{SS}$ =0V.

Note 2. The supply voltages applied on VDD1, VDD2 and VDD3 should be derived from a common supply source.

Note 3. If the supply voltages on VDD1, VDD2 and VDD3 are from different sources, they should be applied simultaneously. The SM8707 may be damaged if the supply voltage timing is different.

## **DC Electrical Characteristics**

■ SM8707E

 $f_{XTAL}$ =27.0000MHz,  $V_{DD}$ =3.3V  $\pm$  0.3V,  $V_{SS}$ =0V,  $T_a$ =-10 to +75°C unless otherwise noted.

■ SM8707F

 $f_{XTAL}$ =27.0000MHz,  $V_{DD}$ =3.3V  $\pm$  0.3V,  $V_{SS}$ =0V,  $T_a$ =-40 to +85°C unless otherwise noted.

Parameter	Crombal	Pins	Condition		Unit		
Parameter	Symbol	Pilis	Condition	MIN	- 35		Unit
Current consumption	$I_{\mathrm{DD}}$	VDD	V <sub>DD</sub> =3.3V,T <sub>a</sub> =25°C,fs=48kHz, Crystal oscillator connected, no load on all outputs	-	35	45	mA
Innut valtage	$V_{\mathrm{IH}}$	FSEL,XTI	V -2 2V	$0.8V_{\mathrm{DD}}$	-	-	V
Input voltage	$V_{\rm IL}$	FSEL,XII	$V_{DD}=3.3V$	-	-	$0.2V_{\mathrm{DD}}$	v
	$I_{\mathrm{IH}1}$	FSEL*1	$V_{IN}=V_{DD}$	-	-	1	
Innut ourrant	$I_{IL1}$	FSEL	$V_{IN}=0V$	-100	-	-	4
Input current	$I_{IH2}$	XTI	$V_{IN}=V_{DD}$	-	-	40	μΑ
	$I_{IL2}$	AII	V <sub>IN</sub> =0V	-40	-	-	
Output valtage	$V_{OH}$	All outputs	I <sub>OH</sub> =-2mA	V <sub>DD</sub> -0.4	-	-	V
Output voltage	V <sub>OL</sub>	excluding XTO	I <sub>OL</sub> =2mA	-	-	0.4	V

<sup>\*1.</sup> FSEL pin has Schmitt-trigger input and built-in pull-up resistor.

### **AC Electrical Characteristics**

#### **SM8707E**

 $f_{XTAL}$ =27.0000MHz,  $V_{DD}$ =3.3V±0.3V,  $V_{SS}$ =0V,  $T_a$ =-10 to +75°C unless otherwise noted.

Domonoston	Ch al	D! «	Condition		Rating		Unit
Parameter			Condition	MIN	TYP	MAX	Unit
External input clock frequency*1	$f_{ m XTI}$	XTI	Applies to external clock input use only	-	27.0000	-	MHz
		MO1	$C_L$ =40pF, transition between $V_{OL}$ =0.2 $V_{DD}$ and $V_{OH}$ =0.8 $V_{DD}$	-	2.0	-	
Output clock rise time*2	t <sub>r</sub>	MO2	$C_L$ =25pF, transition between $V_{OL}$ =0.2 $V_{DD}$ and $V_{OH}$ =0.8 $V_{DD}$	-	2.0	-	ns
		SO1,SO2, AO1,AO2	$C_L$ =15pF, transition between $V_{OL}$ =0.2 $V_{DD}$ and $V_{OH}$ =0.8 $V_{DD}$	-	2.0	-	
		MO1	$C_L$ =40pF, transition between $V_{OH}$ =0.8 $V_{DD}$ and $V_{OL}$ =0.2 $V_{DD}$	-	2.0	-	
Output clock fall time*2	t <sub>f</sub>	MO2	$C_L$ =25pF, transition between $V_{OH}$ =0.8 $V_{DD}$ and $V_{OL}$ =0.2 $V_{DD}$	-	2.0	-	ns
		SO1,SO2, AO1,AO2	$C_L$ =15pF, transition between $V_{OH}$ =0.8 $V_{DD}$ and $V_{OL}$ =0.2 $V_{DD}$	-	2.0	-	
		MO1	$T_a=25^{\circ}C, C_L=40pF, V_O=0.5V_{DD}$	-	20	-	
Output clock jitter*3	t <sub>jitter</sub>	MO2	$T_a=25^{\circ}C, C_L=25pF, V_O=0.5V_{DD}$	-	20	-	ng
Output clock fitter	(1-sigma)	SO1,SO2, AO1,AO2	$T_a=25^{\circ}C, C_L=15pF, V_O=0.5V_{DD}$	-	55	-	ps
		MO1	$T_a=25^{\circ}C, C_L=40pF, V_O=0.5V_{DD}$	45	50	55	
Output clock	D4	MO2	$T_a=25^{\circ}C, C_L=25pF, V_O=0.5V_{DD}$	45	50	55	0/
duty cycle*2	Dt	SO1,SO2, AO1,AO2	T <sub>a</sub> =25°C,C <sub>L</sub> =15pF,V <sub>O</sub> =0.5V <sub>DD</sub>	45	50	55	%
Settling time*2	$t_{\rm s}$	AO1,AO2		-	-	1	μs
Power-up time*2*4	$t_{\rm p}$	All outputs excluding XTO		-	1	5	ms

<sup>\*1.</sup> When using an external clock input, the XTI duty should be 50% with 3.3V clock signal amplitude level. The input signal voltage should not exceed the absolute maximum rating, otherwise damage may occur.

<sup>\*2.</sup> The numeric values are measured values obtained using the circuit in Figure 1 and the NPC standard evaluation board.

<sup>\*3.</sup> The numeric values are measured values obtained using the circuit in Figure 2 and the NPC standard evaluation board.

<sup>\*4.</sup> This is the time, after the supply is turned ON from the OFF state, until the output clock reaches  $\pm 0.1\%$  of the specified frequency.

### SM8707F

 $f_{XTAL}$ =27.0000MHz,  $V_{DD}$ =3.3V±0.3V,  $V_{SS}$ =0V,  $T_a$ =-40 to +85°C unless otherwise noted.

Parameter	Symbol	Pins	Condition		Unit			
Parameter	Symbol	rins Condition		MIN	TYP	MAX		
External input clock frequency*1	$f_{XTI}$	XTI	Applies to external clock input use only	-	27.0000	-	MHz	
Output clock		MO1,SO1, SO2	$C_L$ =25pF, transition between $V_{OL}$ =0.2 $V_{DD}$ and $V_{OH}$ =0.8 $V_{DD}$	-	2.0	-		
rise time*2	t <sub>r</sub>	AO1,AO2	$C_L$ =15pF, transition between $V_{OL}$ =0.2 $V_{DD}$ and $V_{OH}$ =0.8 $V_{DD}$	-	2.0	-	ns	
Output clock	4	MO1,SO1, SO2	$C_L$ =25pF, transition between $V_{OH}$ =0.8 $V_{DD}$ and $V_{OL}$ =0.2 $V_{DD}$	-	2.0	-		
fall time*2	$t_{\mathrm{f}}$	AO1,AO2	$C_L$ =15pF, transition between $V_{OH}$ =0.8 $V_{DD}$ and $V_{OL}$ =0.2 $V_{DD}$	-	2.0	-	ns	
	t <sub>jitter</sub> (1-sigma)	MO1	$T_a=25^{\circ}\text{C}, C_L=25\text{pF}, V_O=0.5V_{DD}$	1	20	1		
Output clock jitter*3		SO1,SO2	1 <sub>a</sub> -23 C,C <sub>L</sub> -23pr, v <sub>0</sub> -0.3 v <sub>DD</sub>	ı	40	1	ps	
	(1-sigilia)	AO1,AO2	$T_a=25^{\circ}C, C_L=15pF, V_O=0.5V_{DD}$	1	40	1		
Output clock duty cycle*2	Dt	MO1,SO1, SO2	$T_a=25^{\circ}\text{C}, C_L=25\text{pF}, V_O=0.5V_{DD}$	45	50	55	%	
duty cycle		AO1,AO2	$T_a=25^{\circ}C, C_L=15pF, V_O=0.5V_{DD}$	45	50	55		
Settling time*2	$t_{\rm s}$	All outputs excluding XTO		-	-	1	μs	
Power-up time*2*4	$t_{\rm p}$	All outputs excluding XTO		-	1	5	ms	

<sup>\*1.</sup> When using an external clock input, the XTI duty should be 50% with 3.3V clock signal amplitude level. The input signal voltage should not exceed the absolute maximum rating, otherwise damage may occur.

- \*2. The numeric values are measured values obtained using the circuit in Figure 1 and the NPC standard evaluation board.
- \*3. The numeric values are measured values obtained using the circuit in Figure 2 and the NPC standard evaluation board.
- \*4. This is the time, after the supply is turned ON from the OFF state, until the output clock reaches ±0.1% of the specified frequency.




Figure 1. Measurement circuit 1

Figure 2. Measurement circuit 2

### **FUNCTIONAL DESCRIPTION**

### 27MHz Master Clock

The SM8707E/F 27MHz master clock circuit is configured, as shown in Figure 3 with the crystal oscillator element connected between XTI(Pin 7) and XTO(Pin 8).

Alternatively, the 27MHz master clock can be supplied from an external master clock input on XTI, as shown in Figure 4.

If an external input clock on XTI is used, it is recommended that the frequency be 27.0000MHz, with 50% duty, and 3.3V voltage amplitude level.

Furthermore, when using an external clock input, the input signal voltage should not exceed the absolute maximum rating, otherwise damage may occur.




Figure 3. Crystal oscillator connection




Figure 4. External clock input

# Sampling Frequency and Output Clock Frequency SM8707E

The SM8707E sampling frequency fs can be switched between 44.1kHz when FSEL(Pin 14) is LOW, and 48kHz when FSEL is HIGH. The audio outputs(AO1 and AO2) are equivalent to 512fs, where fs is determined by the setting on FSEL. In addition, the signal processor outputs(SO1 and SO2) are 33.8688MHz clocks derived from the master clock. And the video outputs(MO1 and MO2) are 27MHz clocks, identical to the master clock.

The SM8707E supported clock frequencies are shown in Table 1.

FSEL	Sampling	Output clock frequency [MHz]						
(Pin 14) frequen	frequency fs [kHz]	AO1 (Pin 9)	AO2 (Pin 10)	SO1 (Pin 13)	SO2 (Pin15)	MO1 (Pin 3)	MO2 (Pin 4)	
INCH	40	24.5760	24.5760	33.8688	22.0600	27.0000	27.0000	
HIGH	48	(512fs)	(512fs)		33.8688	27.0000	27.0000	
LOW	44.1	22.5792	22.5792	33.8688	33.8688	27.0000	27.0000	
LOW	44.1	(512fs)	(512fs)	33.8688	33.0000	27.0000	27.0000	

Table 1. Sampling frequency and output clock frequency (27.0000MHz master clock frequency)

#### SM8707F

The SM8707F sampling frequency fs can be switched between 44.1kHz when FSEL(Pin 14) is HIGH, and 48kHz when FSEL is LOW. The audio outputs(AO1 and AO2) are equivalent to 768fs, where fs is determined by the setting on FSEL. In addition, the signal processor outputs(SO1 and SO2) are 16.9344MHz and 33.8688MHz clocks, respectively, derived from the master clock. The video output (MO1) is a 27MHz clock, identical to the master clock. The SM8707F supported clock frequencies are shown in Table 2.

FSEL	Sampling	Output clock frequency [MHz]						
(Pin 14)	frequency fs [kHz]	AO1 (Pin 9)	AO2 (Pin 10)	SO1 (Pin 13)	SO2 (Pin15)	MO1 (Pin 3)		
шан	44.1	33.8688	33.8688	16.9344	33.8688	27,0000		
HIGH	44.1	(768fs)	(768fs)			27.0000		
I OW	10	36.8640	36.8640	16.9344	33.8688	27.0000		
LOW	48	(768fs)	(768fs)	10.9344	33.0088	27.0000		

Table 2. Sampling frequency and output clock frequency (27.0000MHz master clock frequency)

### **Spike Noise Prevention Function**

SM8707F/E have a spike noise prevention circuit that prevents any spike noise generation in the audio output clocks when the sampling frequency is switched using FSEL.

The state of the AOx output before and after FSEL is switched is shown in Figure 5.

When FSEL is switched, either from LOW to HIGH or HIGH to LOW, the spike noise prevention circuit stops the AOx clock output by a maximum of 1µs, and then the output clock changes to reflect the current FSEL setting.




Figure 5. Spike noise prevention circuit timing at sampling frequency switching

### Sampling Frequency Switching Settling Time

The clock output response when the sampling frequency is switched using FSEL is shown in Figure 6. SM8707E/F have a spike noise prevention circuit which stops the output AOx clocks for a fixed interval, which means the settling time is a maximum 1µs when the sampling frequency is switched.




Figure 6. Output signal switching timing

### SM8707E/F

# **SM8707E/F OUTPUT FREQUENCY LISTING**

Version	FSEL	Sampling frequency fs [kHz]	Output clock frequency [MHz]					
	polarity (Pin 14)		Pin 3	Pin 4	Pin 9	Pin 10	Pin 13	Pin 15
SM8707E	Н	48.0	27.0000	27.0000	24.5760 (512fs)	24.5760 (512fs)	33.8688	33.8688
	L	44.1	27.0000	27.0000	22.5792 (512fs)	22.5792 (512fs)	33.8688	33.8688
	Output load capacitance [pF]		40	25	15	15	15	15
	Pin name		MO1	MO2	AO1	AO2	SO1	SO2
SM8707F	Н	44.1	27.0000		33.8688 (768fs)	33.8688 (768fs)	16.9344	33.8688
	L	48.0	27.0000	_	36.8640 (768fs)	36.8640 (768fs)	16.9344	33.8688
	Output load capacitance [pF]		25	-	15	15	25	25
	Pin name		MO1	NC	AO1	AO2	SO1	SO2

Please pay your attention to the following points at time of using the products shown in this document.

- 1. The products shown in this document (hereinafter "Products") are designed and manufactured to the generally accepted standards of reliability as expected for use in general electronic and electrical equipment, such as personal equipment, machine tools and measurement equipment. The Products are not designed and manufactured to be used in any other special equipment requiring extremely high level of reliability and safety, such as aerospace equipment, nuclear power control equipment, medical equipment, transportation equipment, disaster prevention equipment, security equipment. The Products are not designed and manufactured to be used for the apparatus that exerts harmful influence on the human lives due to the defects, failure or malfunction of the Products. If you wish to use the Products are used in such apparatus, without our prior approval we assume no responsibility whatsoever for any.
  - In the event that the Products are used in such apparatus without our prior approval, we assume no responsibility whatsoever for any damages resulting from the use of that apparatus.
- 2. NPC reserves the right to change the specifications of the Products in order to improve the characteristics or reliability thereof.
- 3. The information described in this document is presented only as a guide for using the Products. No responsibility is assumed by us for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of the third parties. Then, we assume no responsibility whatsoever for any damages resulting from that infringements.
- 4. The constant of each circuit shown in this document is described as an example, and it is not guaranteed about its value of the mass production products.
- 5. In the case of that the Products in this document falls under the foreign exchange and foreign trade control law or other applicable laws and regulations, approval of the export to be based on those laws and regulations are necessary. Customers are requested appropriately take steps to obtain required permissions or approvals from appropriate government agencies.



#### SEIKO NPC CORPORATION

1-9-9, Hatchobori, Chuo-ku, Tokyo 104-0032, Japan Telephone: +81-3-5541-6501 Facsimile: +81-3-5541-6510 http://www.npc.co.jp/ Email:sales@npc.co.jp

ND12003-E-00 2012.1